Tensor Product Modeling of Fault Tolerant Multiprocessor Architectures

نویسندگان

  • Jyh-Ming Huang
  • Chua-Huang Huang
  • Ted C. Yang
چکیده

This paper presents tensor product formulas for modeling fault tolerant architectures and their corresponding reconfiguration algorithms. In our approaches, a network topology is first described with simple tensor product formulas, and then, by adding a set of permutation matrices and applying the direct sum operation, the reconfigurable architecture can be completely represented. Research results demonstrate three important facts: 1) by providing clarity and simplicity in mathematical form, tensor product representation is well-suited for the modeling of fault tolerant architectures; 2) with the tensor product model, traditional centralized reconfiguration processes can be transformed, in straightforward steps, to execute in a distributed manner; 3) furthermore, with the tensor product algebraic manipulations, complex architectures can be systematically and recursively constructed from simple basic blocks.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Designing Fault-Tolerant System Using Automorphisms

This paper presents a general theory for modeling and designing fault-tolerant multiprocessor systems in a systematic and efficient manner. We are concerned here with structural fault tolerance, defined as the ability to reconfigure around faults in order to preserve the interconnection structure of a multiprocessor. We represent multiprocessor systems by graphs whose node sets denote processor...

متن کامل

Reliability and Performance Evaluation of Fault-aware Routing Methods for Network-on-Chip Architectures (RESEARCH NOTE)

Nowadays, faults and failures are increasing especially in complex systems such as Network-on-Chip (NoC) based Systems-on-a-Chip due to the increasing susceptibility and decreasing feature sizes. On the other hand, fault-tolerant routing algorithms have an evident effect on tolerating permanent faults and improving the reliability of a Network-on-Chip based system. This paper presents reliabili...

متن کامل

Performance and economy of a fault - tolerant multiprocessor

The FfMP (Fault-Tolerant Multiprocessor) is one of two central aircraft fault-tolerant architectures now in the prototype phase under NASA Langley Research Center sponsorship. 1,2 The intended application of the computer includes such critical real-time tasks as "fly-by-wire" active control and completely automatic Category III landings (zero visibility and zero ceiling) of commercial aircraft....

متن کامل

Cost-Efficient Fault-Tolerant Router Design for 2D-Mesh Based Chip Multiprocessor Systems

In this paper, a cost-efficient fault-tolerant router design, called 20-Path Router (20PR) architecture, is proposed to reduce the impacts of faulty routers for 2D-mesh based chip multiprocessor systems. The 20PR consists of two fault-tolerant circuits: 1) a Builtin Self-Test and Self-Diagnosis (BIST/SD) circuit to detect and locate faulty FIFOs and MUXs, and 2) a Fault-Isolation (FI) circuit t...

متن کامل

Analysis of Selective Fault - Tolerant , Hard Real - Time

An increasing number of applications are demanding real-time performance from their multiprocessor systems. For many of these applications, a failure may produce disastrous results. Such failures are avoided in hard real-time systems by the use of fault-tolerance. In hard real-time multiprocessor scheduling, this fault tolerance may be provided by including several task backups in each schedule...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2002